Verification by Error Modeling: Using Testing Techniques in Hardware Verification (Frontiers in Electronic Testing)
Description:
This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. It brings the results in the direction of merging manufacturing test vector generation and verification.
Low Price Summary
Top Bookstores
We're an Amazon Associate. We earn from qualifying purchases at Amazon and all stores listed here.
DISCLOSURE: We're an eBay Partner Network affiliate and we earn commissions from purchases you make on eBay via one of the links above.
DISCLOSURE: We're an eBay Partner Network affiliate and we earn commissions from purchases you make on eBay via one of the links above.
Want a Better Price Offer?
Set a price alert and get notified when the book starts selling at your price.
Want to Report a Pricing Issue?
Let us know about the pricing issue you've noticed so that we can fix it.