Static Timing Analysis for Nanometer Designs: A Practical Approach

iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.

Computers & Technology

Bhasker, J.

Chadha, Rakesh

Graphics & Design

Springer

This reference on static timing analysis for semiconductors proceeds from simple to complex and covers such topics as cell timing and power modeling, delay calculation and crosstalk. Each topic includes theoretical background and detailed examples.

This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can be employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.

An ASIC Low Power Primer: Analysis, Techniques and Specification

Computer Science

See the best price to sell, buy, or rent books by Chadha, Rakesh. BookScouter helps to compare book prices from 25+ online bookstores and 30+ buyback vendors with a single search.

Books by Chadha, Rakesh

See the best price to sell, buy, or rent books by Chadha, Rakesh. BookScouter helps to compare book prices from 25+ online bookstores and 30+ buyback vendors with a single search.

Static Timing Analysis for Nanometer Designs: A Practical Approach

Static Timing Analysis for Nanometer Designs: A Practical Approach

An ASIC Low Power Primer: Analysis, Techniques and Specification